Abstract: In this paper, we propose a new hardware-efficient adaptive binary range coder (ABRC) and its very-large-scale integration (VLSI) architecture. To achieve this, we follow an approach that ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results